. Thus, a hardware ANN could consist of a matrix-vector multiplier (synapse) chip followed by a squashing function (neuron) chip [3, 6] .
For the neuron chip we have chosen the hyperbolic tangent, tanh, as the activation function. There are two reasons for this: T> Due to the exponential nature of bipolar transistors the tanh is simple to implement and hence well-defined; 7/) it has a convenient gradient function which makes the implemen¬ tation of a learning algorithm for the neural network easier and more efficient.1
The sijnapse chip is a matrix-vector multiplier which is to be used both in the implementations of the ANN's and in future implementations of learning algorithms (eg. Backpropagation [4] or RealTime Recurrent Learning [6] fig.4 -This is justifiable as digital RAM is very cheap.
The matrix unit element (a synapse) is shown in fig.3 . The nand gate and the sample switches do not take up much space as minimum transistors are used. To reduce the effect of charge injection [8] and leakage currents, a differential sampling scheme is used to write the matrix elements on the capacitors [5] . 
